Memory Test Optimization for Parasitic Bit Line Coupling in SRAMs | IEEE Conference Publication | IEEE Xplore