A Novel SRAM-Cell Based Input Vector Monitoring Concurrent BIST Architecture | IEEE Conference Publication | IEEE Xplore