Mitigating read & write errors in STT-MRAM memories under DVS | IEEE Conference Publication | IEEE Xplore