Built-in Self-Test for Inter-Layer Vias in Monolithic 3D ICs | IEEE Conference Publication | IEEE Xplore