A low-cost and scalable test architecture for multi-core chips | IEEE Conference Publication | IEEE Xplore