A scalable BIST architecture for delay faults | IEEE Conference Publication | IEEE Xplore