Test configuration minimization for the logic cells of SRAM-based FPGAs: a case study | IEEE Conference Publication | IEEE Xplore