Automatic worst case pattern generation using neural networks & genetic algorithm for estimation of switching noise on power supply lines in CMOS circuits | IEEE Conference Publication | IEEE Xplore