A Predictable Transactional Memory Architecture with Selective Conflict Resolution for Mixed-Criticality Support in MPSoCs | IEEE Conference Publication | IEEE Xplore