Maximal reduction of lookup-table based FPGAs | IEEE Conference Publication | IEEE Xplore