An efficient methodology for symbolic compaction of analog ICs with multiple symmetry constraints | IEEE Conference Publication | IEEE Xplore