Verification of digital circuits based on formal semantics of a hardware description language | IEEE Conference Publication | IEEE Xplore