Compiling VHDL into a high-level synthesis design representation | IEEE Conference Publication | IEEE Xplore