Flexible timing specification in a VHDL synthesis subset | IEEE Conference Publication | IEEE Xplore