Interface specification and synthesis for VHDL processes | IEEE Conference Publication | IEEE Xplore