Layout-level design for testability rules for a CMOS cell library | IEEE Conference Publication | IEEE Xplore