A new logic minimization method for multiplexor-based FPGA synthesis | IEEE Conference Publication | IEEE Xplore