A hardware/software partitioning algorithm for pipelined instruction set processor | IEEE Conference Publication | IEEE Xplore