Towards verifying VHDL descriptions of processors | IEEE Conference Publication | IEEE Xplore