A DSP ASIC design flow based on VHDL and ASIC-emulation | IEEE Conference Publication | IEEE Xplore