Power analysis for sequential circuits at logic level | IEEE Conference Publication | IEEE Xplore