New approach in gate-level glitch modelling | IEEE Conference Publication | IEEE Xplore