A fault model for VHDL descriptions at the register transfer level | IEEE Conference Publication | IEEE Xplore