Analysis of different protocol description styles in VHDL for high-level synthesis | IEEE Conference Publication | IEEE Xplore