Modeling ASIC memories in VHDL | IEEE Conference Publication | IEEE Xplore