Specification and management of timing constraints in behavioral VHDL | IEEE Conference Publication | IEEE Xplore