A semantic model of VHDL for validating rewriting algebras | IEEE Conference Publication | IEEE Xplore