Automatic parallelization of a Petri net-based design representation for high-level synthesis | IEEE Conference Publication | IEEE Xplore