Formal extraction of memorizing elements for sequential VHDL synthesis | IEEE Conference Publication | IEEE Xplore