Efficient high-speed CMOS design by layout based schematic method | IEEE Conference Publication | IEEE Xplore