Estimation and consideration of interconnection delays during high-level synthesis | IEEE Conference Publication | IEEE Xplore