Design space exploration in system level synthesis under memory constraints | IEEE Conference Publication | IEEE Xplore