Hazard checking in pipelined processor designs using symbolic model checking | IEEE Conference Publication | IEEE Xplore