A novel approach for CMOS parallel counter design | IEEE Conference Publication | IEEE Xplore