An optimization of simulation time in the hardware accelerated VLSI simulator | IEEE Conference Publication | IEEE Xplore