An on-chip multiprocessor architecture with a non-blocking synchronization mechanism | IEEE Conference Publication | IEEE Xplore