IC design validation using message sequence charts | IEEE Conference Publication | IEEE Xplore