A general cost-effective design structure for probabilistic-based noise-tolerant logic functions in nanometer CMOS technology | IEEE Conference Publication | IEEE Xplore