A technique of optimal built-in self-test circuitries generation | IEEE Conference Publication | IEEE Xplore