High-level test program generation strategies for processors | IEEE Conference Publication | IEEE Xplore