In this paper we have analyzed failures caused by process variations in Static Random Access Memories (SRAMs). The validation for read failures is done using SPICE simulations for a 28 nm SRAM cell, as well as the worst corner cases (voltage, temperature, frequency) for their testing are identified. The functional fault models corresponding to process variation failures are considered and minimal test algorithms for their detection are proposed.