Delay testable sequential circuit designs | IEEE Conference Publication | IEEE Xplore