Analyses of two run march tests with address decimation for BIST procedure | IEEE Conference Publication | IEEE Xplore