Optimizing test time for core-based 3-d integrated circuits by a technique of bi-partitioning | IEEE Conference Publication | IEEE Xplore