Securing test infrastructure of system-on-chips | IEEE Conference Publication | IEEE Xplore