Low Power, Low Offset, Area Efficient Comparator Design in Nanoscale CMOS Technology | IEEE Conference Publication | IEEE Xplore