Abstract:
This paper presents a routing algorithm that tolerates multiple faulty routers and multiple faulty channels for 2-D mesh Network-on-Chips (NoC) and it has a high fault to...Show MoreMetadata
Abstract:
This paper presents a routing algorithm that tolerates multiple faulty routers and multiple faulty channels for 2-D mesh Network-on-Chips (NoC) and it has a high fault tolerance. The proposed approach always finds a path between two healthy nodes. This algorithm is implemented on the Distributed Scalable Predictable Interconnect Network (DSPIN) architecture. The proposed method is based on a routing table which is filled at the beginning of the circuit operation and will be updated regularly. Experimental results show that the proposed method has high reliability and low packet latency.
Published in: 2019 IEEE East-West Design & Test Symposium (EWDTS)
Date of Conference: 13-16 September 2019
Date Added to IEEE Xplore: 30 October 2019
ISBN Information: