Design of an on-line IEEE floating-point addition unit for FPGAs | IEEE Conference Publication | IEEE Xplore