An open TCP/IP core for reconfigurable logic | IEEE Conference Publication | IEEE Xplore