Post synthesis level power modeling of FPGAs | IEEE Conference Publication | IEEE Xplore